\relax 
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Minimizing Leakage Power in Aging-Bounded High-level \\Synthesis}{73}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newlabel{chapter:nbti}{{5}{73}}
\citation{Kumar2006}
\citation{Bhardwaj2006}
\citation{PV:CLL+00}
\citation{Kang2007}
\citation{Kumar2007}
\citation{Wang2007}
\citation{Wang2009}
\citation{hls:shiue00}
\citation{HLS:Tang05}
\citation{HLS:Khouri02}
\citation{HLS:Wang082}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Introduction}{74}}
\newlabel{sec:C5-intro}{{5.1}{74}}
\citation{zhang09}
\citation{chen09}
\citation{Kumar09}
\citation{Tiwari08}
\citation{Sundararajan99}
\citation{HLS:Tang05}
\citation{HLS:Khouri02}
\citation{Bhardwaj2006}
\citation{Kumar09}
\citation{Tiwari08}
\citation{Bhardwaj2006}
\citation{Kumar2006}
\citation{Huard06}
\citation{Bhardwaj2006}
\@writefile{lof}{\contentsline {figure}{\numberline {5.1}{\ignorespaces Threshold voltage degradation during stress and recovery cycles.}}{77}}
\newlabel{fig:nbti}{{5.1}{77}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}NBTI and Leakage Characterization}{77}}
\newlabel{sec:character}{{5.2}{77}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.1}NBTI Modeling}{77}}
\citation{Bhardwaj2006}
\citation{Bhardwaj2006}
\citation{Kumar2006}
\newlabel{eq:eq1}{{5.1}{78}}
\citation{Kumar2007}
\citation{URL:NCX}
\@writefile{lof}{\contentsline {figure}{\numberline {5.2}{\ignorespaces Threshold voltage degradation against input signal probabilities and initial threshold voltages for a PMOS transistor, showing higher input signal probability and lower initial threshold voltage lead to larger degradation. }}{79}}
\newlabel{fig:spvth}{{5.2}{79}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.2}NBTI and Leakage Characterization for Multi-$V_{th}$ Library Components}{79}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.3}{\ignorespaces NBTI and leakage power characterization flow for function units. Design compiler, Primetime and Literby NCX are commercial tools from Synopsys.}}{80}}
\newlabel{fig:chara}{{5.3}{80}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.3}Motivation Example}{81}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.4}{\ignorespaces NBTI-induced delay degradation of a 16-bit adder against different threshold voltages and circuit running time, showing that high-$V_{th}$ adder has a larger initial delay but a lower degradation rate.}}{82}}
\newlabel{fig:vthtime}{{5.4}{82}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.5}{\ignorespaces The conceptual comparison of different optimization strategies: (a) Conventional dual $V_{th}$ assignment with tighter timing constraint $D1$ at design-time; (b)NBTI-aware dual $V_{th}$ assignment with timing constraint $D_{req}$ at $T_{life}$. Due to NBTI, gates with higher $V_{th}$ has slower degradation.}}{82}}
\newlabel{dif_path}{{5.5}{82}}
\citation{Bhardwaj2006}
\@writefile{toc}{\contentsline {section}{\numberline {5.3}Leakage Optimization in Aging-bounded \\High-Level Synthesis}{84}}
\newlabel{sec:optim}{{5.3}{84}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.1}Aging-bounded HLS}{84}}
\newlabel{eq:eq3}{{5.2}{84}}
\citation{Shiue2000}
\citation{HLS:Tang05}
\citation{HLS:Khouri02}
\newlabel{eq4}{{5.3}{85}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.2}Leakage Optimization in Aging-bounded HLS}{85}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.6}{\ignorespaces The flow of leakage optimization in aging-bounded HLS.}}{86}}
\newlabel{fig:hlsflow}{{5.6}{86}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.7}{\ignorespaces Resource replacements used in the rebinding: (a) Replacing according to resource slacks; (b) Replacing according to control step slacks.}}{87}}
\newlabel{fig:moves}{{5.7}{87}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.8}{\ignorespaces Outline of the aging-aware resource binding algorithm}}{88}}
\newlabel{fig:C5-algorithm}{{5.8}{88}}
\citation{URL:freepdk}
\@writefile{toc}{\contentsline {section}{\numberline {5.4}Experiments and Result Analysis}{89}}
\newlabel{sec:C5-analysis}{{5.4}{89}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.9}{\ignorespaces NBTI-induced delay degradation of function units with different initial threshold voltages, at the circuit lifetime of 10 years. The pattern-filled bars show the original delays without degradation, and the error bars show the NBTI-induced degradations. }}{90}}
\newlabel{fig:chardelay}{{5.9}{90}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.10}{\ignorespaces Leakage power of function units with different initial threshold voltages. The $y$ axis is logarithmically plotted. The pattern-filled bars show the leakages at the circuit lifetime of 10 years, and the error bars show the change of leakage power due to NBTI-induced $V_{th}$ degradation.}}{90}}
\newlabel{fig:charactpower}{{5.10}{90}}
\@writefile{lot}{\contentsline {table}{\numberline {5.1}{\ignorespaces Benchmark profile and initial scheduling results}}{91}}
\newlabel{table:bench}{{5.1}{91}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.11}{\ignorespaces Total leakage energy reduction under a lifetime bound of 10 years, compared with the traditional aging-unaware multi-$V_{th}$ assignment.}}{92}}
\newlabel{fig:result2-1}{{5.11}{92}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.12}{\ignorespaces Leakage reduction against aging-bounded single-$V_{th}$ approach with different lifetime bounds.}}{92}}
\newlabel{fig:result2-2}{{5.12}{92}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.13}{\ignorespaces Leakage reduction against aging-bounded single-$V_{th}$ approach with different threshold voltage settings, under a lifetime bound of 10 years.}}{93}}
\newlabel{fig:result2-3}{{5.13}{93}}
\@writefile{toc}{\contentsline {section}{\numberline {5.5}Summary}{94}}
\@setckpt{Chapter-5/Chapter-5}{
\setcounter{page}{95}
\setcounter{equation}{3}
\setcounter{enumi}{3}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{1}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{chapter}{5}
\setcounter{section}{5}
\setcounter{subsection}{0}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{0}
\setcounter{subparagraph}{0}
\setcounter{figure}{13}
\setcounter{table}{1}
\setcounter{lofdepth}{1}
\setcounter{lotdepth}{1}
\setcounter{parentequation}{0}
\setcounter{codelinenumber}{21}
\setcounter{indent}{0}
\setcounter{thisindent}{0}
}
